Data management system DIU test system by unknown
L ' 
L - --- -- -- ---- --

I? 
ZI-#-~. . . 
L- - C 
q --------­ ~--- ~ 
~-" - . . . . .. . . .- - ..- -
I -­/ 
-0*>- 2. 
I 
r--
Iyo 
--- --
" 
--
' 
-- US 
o 
] 4- " 
' 
L-7 -­ 7 
__S 7 
-r- - - - - -a -- S 
I - - ' . . . . . . 
p);oaes -,#/* -q 6 
https://ntrs.nasa.gov/search.jsp?R=19760011717 2020-03-22T17:16:48+00:00Z
- -
DO 14I V Cs A1-- ? 
.... T. 
- S I,a.~Fri o..,Rot- +lt.-
C4T. 
I" 
iFir 
At. 
I.. 
rye - I-
i-
Ig ­6 
T3 3 
II 
I Ij. 
II i 
AGAO 
a Swny -
CS",5 - Cr 
q )?2 ,3316945S 
I tORA 
R3 
Z(~ST25-3O 
R".. 
ff4 
k. 
717 
*945 
'P44 
ss C* 
:9-SI 
,. A7-
74L'SO5 
-.-
~ psto-4L 
~ t~9 PIS 
74C505 
-R 
.t-­
tS 
ACEI, oul 
-3~ AS 217981 
241 vl 
A'AV 
-I1 
~~41 
(47) 
Ali) 
on?) 
7,ic L/ 1 L02 
-ya k-t- C 
COR RZGCTJSS-P? 
t~~4Sr 4C4p 
ON4 It. 4Un434-
*tsv 
RIO 
4 L s2 
3 9 
a9 
-T,­
*i 
ACs 
.741 
Q- 170 
Y~ E~ t 
4 3 2 
RA sf A,*4/ 
-'41j 47h s 
C 
5 II~ -- 97 
Z. 9Ktt 
_______ ____F. '4< i-- _ 
____ __ _ ____C- -a- t ',( 
eo 6W 6~) 
.-.0 A, 
6nm46) 
C4>b.t*4~ 
6)6r)a)64t1 ' )soo}( ~i Y#o4owtIA4, 
CA") 
/047 
to 
5 C 67 
'0 
C 67 
t~ 
'S~ 
0' 7 
or 
0 
'S 
4 
.45 ~ - - -
ca54-1.( 
5' 44,2 35/ 
0 
~41 
- (00-o 
(14245 
>,r) - - S or,.rfll 
p 
C/fl) 
6.t') ~ 
&~'j >A~t - (432) A'AO? OsoCt. 
'432) 
,&t'nw at 
4405 ~r 
art, 
~ 
r s-sr 
C 
(~Afl 
.3 
~ ~ I (js~ -z OSr c~432 - - A'A~05 SWSSrCM,-s SrW455~ ~ 
Se 
-sc/er A 
--­'a 
,%c-nAn-': ~ 
,-~, 
cae>t, 
3337521-2 
o-z~-7, 
4w), 
aI 
"IVr 
r oa 
at~ ~ f Fes~q~j t5 3 
n> Ra -AF 
q 
fl1~ c 
(WI' -3) 
c(In -A43~ 
(M17 -' 
aPl - 3) 
(U, 7-t. 
(Pt)-&17 
(U~7- 7 
U,') -y) 
(4239 
3 IHd 
r -- Xic 
wa *A4-6gic 
QtI; A~ 
ztW 
-
t4.V3~ 
"71 1. -
3 q# 
DtC404z rS17~ 
1L16 rrrs~fw~ 
LEO ~ 
6A'7)I 
A~a > ~ - - . 2 3337544 2-C 
s-A,' 
(SS~) ~ US 2' ~ a 'I e Sfl 
I 64 ' 4J g~A;r 
Arzw ii 
QU -
flrw t5r Scr.rC,
rMAnsw# 5rawr 2 
erkU 
"S 
~jtI I. 
Cn3.I) ** Pr 6 ,,, 
't-'*1 
(s~-A) 
Cfl ,~snoj I seer S .~ 
pw . 
7S3* 
-3.­
ii It-g ~ AP " 

3- 93 ov 
(o.wo
 
u i - . a ) I 
 66
 
646)46 
of' ±r r 46 
 E6C S5O~7C 
£6 4~t~'-~-~~" tc,6.6',66.6. A/gsa -' '9r >eraA 
can4 
low-C 
so 6 
Cq3 z) S r / t S 
2339&g-) 
Aa)-92,t97,S 
47 
DATA MANAGEMENT SYSTEM
 
CIU AND DIU
 
FINAL TECHNICAL REPORT
 
APPENDIX A
 
DIU TEST SET SCHEMATICS
 
PREPARED FOR
 
NATIONAL AERONAUTICS AND SPACE ADMINISTRATION
 
GEORGE C. MARSHALL SPACE FLIGHT CENTER
 
UNDER CONTRACT
 
NASR-31443
 
PREPARED BY 
SCI SYSTEMS, INC. 
FEBRUARY, 1976 
U7n 
MO-'Xe, S WR 
-____-___-___-_ 
­- __we~61 
(,A) 
p~ "-ii7A 
a.)h, 
a041 
ask f.... 
3~- Ar- £2 
5Y043373'V 9 
£93e 
St~SA, ,,3 (K f± ?oS-) 
(ADs 
us /Aw sc 
dIO-A 
4r' j /O~iO 
5-TL 
fqv 3 
. ~S4#.fw4, 
(SI ... 
1/ac 4.1 77s 
- S (L4) )S4W 
A~ 
two ~44~tnt 'QLc ,w~r tsr - 7-eq 
(n pA t4~/ov~topr~..') Sr. C~faar.4 
see, ~ $e~ oevc zrsr rxrrs~,-ys twmp 
r, J"Yz ~ b2S-2 
zz y ~Sea-a. 
C-"', '~ - sa.b 
M8 IA-ll 
71A1 7CM) 
--
-CsA-<- -A- 
-13 Ag 
4 
1 ~~AI C"),I4'S 07 
4.0 AA~0AAAAA PA A 
-
Ao,.0 
.4 
,n.k. ron -14 
6 
000 
04 
on Iron' 
A 
I 
040 
SAW­
4 
-'A'.,' 
,,. CiA- ) 
'--P 
(09 -3) 
00000000 
- 01050000 
(00.-I. 
Mpor~ CflkCA.fl0 
5107 Sb t-,sns 
a. 
El
 
DATA MANAGEMENT SYSTEM
 
DIU TEST SYSTEM
 
FINAL TECHNICAL REPORT
 
(NASA-CR-144195) DATA MANAGEENT SYSTEM DIU 
 N7&-18805
 
TEST SYSTEM Final Technical Report, (SCI

Systems, Inc., Huntsville, Ala.) 92 p HC
 
$5.00 
 CSCL 09B Unclas
 
G3/60 20_089
 
PREPARED FOR
 
NATIONAL AERONAUTICS AND SPACE ADMINISTRATION
 
GEORGE C. MARSHALL SPACE FLIGHT CENTER
 
-UNDER CONTRACT
 
NAS8-31443
 
PREPARED BY 
SCI SYSTEMS, INC. 
FEBRUARY, 1976 
SCI SYSTEMS, INC. 
DATA MANAGEMENT SYSTEM
 
DIU TEST SYSTEM
 
FINAL TECHNICAL REPORT
 
PREPARED FOR 
NATIONAL AERONAUTICS AND SPACE ADMINISTRATION 
GEORGE C. MARSHALL SPACE FLIGHT CENTER 
UNDER CONTRACT 
NAS8-31443 
PREPARED BY 
SCI SYSTEMS, INC. 
FEBRUARY, 1976 
TABLE OF CONTENTS
 
1.0 INTRODUCTION
 
Z. 0 DIU TEST CONTROL UNIT, CONTROL AND DISPLAY DESCRIPTION 
2. 1 Introduction 
2. z Supervisory Bus Control 
Z. 3 Reply Bus Display 
2.4 RI-RO Control and Display
 
2.5 Monitoring Functions
 
2. 6 Power Control 
3. 0 DIU STIMULUS PANEL (STP) FUNCTIONAL DESCRIPTION 
3. 1 Introduction 
3.2 DIU Analog Stimulus Panel/Precision Power Supply
 
3.3 DIU Discrete Stimulus Panel Functional Description
 
4.0 DIU TEST SYSTEM INTERNAL FUNCTIONAL DESCRIPTION
 
4. 1 Power Supplies 
4. Z Mechanical Outline 
4.3 TCU/STP Circuit Block Diagram Descriptions
 
4.3. 1 Introduction
 
4.3.2 Test Synthesis and Timing
 
4.3.3 Test Synthesis (Sequence Control)
 
4.3.4 Supervisory Bus Interface
 
4.3.5 Reply Bus Interface 1
 
4.3.6 Reply Bus Interface 2
 
4.3.7 Suib System Synthesis 1
 
4.3.8 Sub System Synthesis Z
 
4.3.9 Sub System Synthesis 3
 
4.3. 10 RO Clock Receiver
 
4.3. 11 RI/RO Bus Receiver
 
4.3. 1Z RI Transmit Logic
 
4.3. 13 Signal Conversion
 
4.3.14 DIU Stimulus Panel
 
L 
1.0 INTRODUCTION 
The information contained in this document detailing the functions of the DIU
 
Test System constitutes the Final Technical Report for NASA-MSFC 
Contract 
NAS8-31443. 
Section 2 and 3 present functional and operational descriptions of the Test 
Control Unit (TCU), Analog Stimulus Panel (A-STP), Discrete Stimulus Panel 
(D-STP) and the Precision Source. The TCU is presented in Section 2 and 
the Stimulus Panel, comprised of the three separate sections, is described 
in Section 3. 
In Section 4 the internal operation of the units under discussion are presented 
in terms of block diagram level descriptions. These descriptions are at a 
level that an engineer skilled in electronic deciplines of the hardware could 
use them as a guide for employing the appropriate unit schematics (pre­
sented in Appendix A),drawings, listings and procedures to make repairs 
or modifications. The mechanical configuration is defined and illustrated to 
provide card and component location for modification or repair. The unit 
level interfaces are mirror images of the DIU interfaces and are described 
in the Final Technical Report for NASA-MSFC contract NAS8-29155. 
2.0 DIU TEST CONTROL UNIT (TCU) CONTROL AND DISPLAY 
DESCRIPTION 
2.1 INTRODUCTION 
The DIU TEST CONTROL UNIT (TCU) performs two major functions in the 
testing of a DIU. It emulates the CIU Transmit/Reply interface and the RI/ 
RO Subsystem Transmit/Reply interface. 
The 	TCU is subdivided into the following areas: 
(1) 	 SUPERVISORY BUS CONTROL
 
Word Select Control
 
A - 'Word
 
WC - Word
 
D - Word
 
Sequence Rate Control
 
Number of Blank Words Control
 
Instruction Sequence Control
 
Reset
 
Reply Auto/Normal
 
Continuous /Single
 
Start
 
Stop
 
WC Error/Normal Control
 
Operational Error Display
 
Illegal OP Code
 
Word Count 0
 
(2) 	 REPLY BUS DISPLAY 
DIU 	 Reply Display
 
Sync -Word
 
z 
D-Word
 
Error Status - Word
 
B -Word
 
D Word Select Control 
(3) 	 RI/RO CONTROL/DISPLAY 
Data Input Control
 
Error Status Control
 
Subsystem D Word Select Control
 
Clock Select Control
 
Clock Enable Display
 
Reply/No' Reply Control
 
Data Out Display 
(4) 	 MONITORING FUNCTIONS 
Digital Multimeter
 
System Function Test Points
 
Power Supply Test Points
 
(5) 	 POWER CONTROL
 
-System Power Control/Display
 
DIU Power Control
 
This document describes the function of these controls and displays. Reference 
should be made to Figure Z. 1-1 which identifies the location of each control 
and display. 
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Z. 2 SUPERVISORY BUS CONTROL 
This section of the TCU controls the information and format of the emulated 
CIU transmit signals on the Supervisory Bus. 
Z.2. 1 Word Select Control 
The Supervisory Bus information consists of three words that are controtable 
from the TCU. 
Z.Z.1. 1 A-Word (Address Word) - 20 Bit Switches 
2Z.-1. 1. 1 Prefix Bits (WS, C1 and CZ Bits) 
WS, Cl and C2 switches constitute the Sync bit and bus code prefix bits 
respectively. All word sync (WS) bits must be logical "l's to be valid. This 
applies to "A" words, "WC" words, "D" words and "Blank" words. Bus 
code prefix bits Cl and C2 must be logical "l"s for an "A" word. Any of 
these three switches (WS, Cl, or CZ) a logical "0" invalidates the "A" word 
command and a DIU would not recognize the message. This means that a 
DIU would remain reset awaiting a proper "A" word command. 
2.2.1. 1.Z DIU Address Bits (Bits 0 thru 4) 
Bits 0 through 4 are DIU address switches and are used to select one of 32 
possible DIU' s. They are binary weighted with Bit 4 beign the Least 
Significant Bit (LSB). 
The DIU address select thumbwheel is an octal switch, therefore the binary 
address bits programmed by the TCU and the DIU Address Switch must agree 
as follows to ensure DIU recognition at its address. 
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TCU "A" WORD SWITCH DIU ADDRESS SWITCF
 
Binary Decimal Octal 
BO Bi B2 B3 B4 
0 0 0 0 0 0 00 
0 0 0 0 1 1 01 
0 0 0 1 0 2 02 
0 0 0 1 1 3 03 
0 0 1 0 0 4 04 
0 0 1 0 1 5 05 
o 0 1 1 0 6 06 
0 0 1 1 1 7 07 
0 1 0 0 0 8 10 
0 1- 0 0 1 9 11 
0 1 0 1 0 10 12 
0 I 0 1 1 11 13 
0 1 1 0 0 12 14 
0 1 1 0 1 13 15 
0 1 1 1 0 14 16 
0 1 1 1 1 15 17 
1 0 0 0 0 16 20 
1 1 0 0 0 24 30 
1 1 1 1 1 31 37 
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Z.2. 1. 1.3 OP Code Bits (Bits 5 thru 9) 
These are the "OP Code" switches that instruct the addressed DIU which program 
is to be performed. Below are the 5 bit binary instructions to be used. All 
other Op Codes are invalid and will illuminate the Invalid Op Code (IOC) LED 
located on the TCU front panel (Figure 2. 1-1). 
TCU "A WORD" BITS 
B5 B6 B7 B8 B9 
WRITE DO's I 1 0 0 0 
WRITE DI MONITOR CONTROL 1 0 0 0 0 
WRITE AI DELTAS (Alo-A163) 0 1 1 0 1 
WRITE AI DELTAS (A164-AII27) I I 1 0 1 
WRITE AO's 1 1 1 1 0 
WRITE RO 0 0 1 1 1 
READ RI 0 0 0 1 1 
READ ERROR STATUS 0 1 0 1 0 
READ AI DELTAS (AIO-AI63) 0 1 0 1 1 
READ AI DELTAS. (A164-AIIZ7) 1 1 0 1 1 
READ AI EXCEEDING DELTAS 1 1 1 0 0 
READ AI's 1 1 0 1 0 
READ DO STATUS 1 1 0 0 1 
READ DI MONITOR CONTROL 1 0 0 1 1 
READ DI CHANGE 1 0 0 1 0 
READ DI' s 1 0 0 0 1 
DIU TO DIU TRANSFER 1 0 1 0 1 
RESET 1 1 1 1 1 
Z. 2. 1.1.4 Channel Address Bits (Bits 10 thru 15) 
The channel address switches select a 6 bit binary channel command. Bit 15 
is the least significant bit (LSB). Each DIU shall be able to control its DO's 
DI's, AO's, AI's, and RI/RO's by the channel address. 
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EXAMPLE: RI/RO --------- Select one of eight possible sub system 
channels. The codes are: 
Binary Octal/Decimal 
B10 Bli B12 B13 B14 BI5 
0 0 0 0 0 0 0 
0 0 0 0 0 1 1 
0 0 0 0 1 0 2 
0 0 0 0 1 1 3 
0 0 0 1 0 0 4 
0 0 0 1 0 1 5 
0 0 0 1 1 0 6 
0 0 "0 1 1 1 7 
NOTE: 	 The "Clock Sell switch in the TCU RI/RO section (Figure 2. 1-1) 
will determine which of the above channels will be received 
by the sub system (RI/RO section). This switch (thumbwheel) 
is an octal switchhowever digits 0 through 7 are the same in 
octal and decimal. 
2.2. 1. 1.5 Parity Bit (P Bit) 
The parity switches for all CIU Type words enter either "odd" or "even" 
parity depending on the switch position. Odd parity is the correct parity 
and is entered with the parity switch in the down or "0" position. To check DIU 
parity error detection capabilities, "even" parity is entered by the ("1") 
position. 
Z. 2. 1. 2 WC-Word (Word Count Word) - 20 Bit Switches
 
Z.Z.1.2.1 Prefix Bits (WS, Cl and C2 Bits)
 
WS valid is a logical "1" as for the "A" words. Bus code prefix bits will be
 
C1=l and C2=1 for a write operation and C1=0 and C2= for a read operation.
 
The "01" prefix indicates an "end of message" meaning the words to follow
 
will be blank words. The "I1" means that data will follow.
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2.Z. 1.2. 2 	 Word Count Bits (Bits 0 thru 15) 
These are binary word count bits which determine the magnitude of the
 
message field. Bit 0 is the MSB(2 1 5 
 = 32768) and Bit 15 is the LSB (2 =1). 
2.Z. 1.Z. 3 Parity Bit (P Bit)
 
The parity bit is the same as for the "A word".
 
Z. Z. 1. 3 D 	Word (Data Word) Z0 Bit Switches 
Z.Z. 	1.3.1 Prefix Bits (WS, C1 and C2 Bits) for Data Entered in a write
 
operation.
 
The WS bit is the same as for A & WC words. The Cl and CZ bus code
 
prefix bits are "10" and "01" 
 for D words with more to follow and D word
 
end of message respectively. The switches do not control these bits. 
 They
 
are automatically entered properly.
 
Z.2. 1. 3. 2 Data Bits (Bits 0 thru 15)
 
These are the Date message bits and can be 
set to any desired pattern consistent 
with the write operation being conducted. 
2.Z. 1.3.3 	 Parity Bit (P Bit) 
Same as "A" and"WC" words. 
2. 2. Z Sequence Rate Control (2 octal thumbwheel switches) 
This set of 2 octal thumbwheel switches can be employed to insert up to 64 
blank words between message sequences. A minimum of I blank word 
is required, One blank word will exist when the switches are set to 00. The 
number of blank words is I more than the decimal conversion of the octal 
number set into the switches. Using the maximum setting as an example: 
8
 
77 - Switch setting in Octal 
63 - Decimal Conversion 
+1 - Correction Constant 
64 - Number of Blank Words 
2.2. 3 Number of Blank Words Control (1 Decimal Thumbwheel Switch) 
This is a decimal (BCD coded) thumbwheel switch. Its function is to insert 
blank words between Data Words (D-Words) during a Write Operation. 
It provides a means of testing a DIU's ability to identify more than the 5 
blank words between Data Words. The number of blank words can be con­
trolled from 0 to 9. When entering a number from 0, the TCU must be 
reset and re-started to initialize the logic properly. 'Changing from any 
number other than 0 this is not required. 
2. Z. 4 Instruction Sequence Control (5 Function Switches) 
This is a group of 5 function switches used to control bus operations as 
defined in the paragraphs to follow. 
2Z. 4. 1 Reset (Momen tary Toggle Type Switch) 
This switch resets the TCU when depressed. Counters and command logic 
in the TCU are initialized which causes blank words to be transmitted on the 
S-Bus until a program is initiated by the Start Switch. 
Z. 2. 4. Z Reply AUTO/NORM (Toggle Switch) 
This switch is used for Read Operations. In the AUTO position the TCU 
Word Counter is decremented each word time after the WC-Word. This 
eliminates any dependancy on returned data from the DIU. In the NORM 
position the operation of the TCU will be dependent on data returning from 
the DIU. For Read RI operations this switch should be in the NORM position 
9
 
to prevent over lapping replays from the DIU with the next message instruction. 
2. 2.4.3 CONT/SINGLE (Toggle Switch) 
This switch programs the TCU for either single messages or multiple 
(continuous) message operation. Most basic test are conducted with the 
switch in the CONT position. 
2. Z. 4.4 START (Momentary Toggle Type.Switch) 
This switch controls the start of each test program. When the CONT/SINGLE" 
Switch is in SINGLE Position the reset switch isn't need to reset the TCU. 
Simply depress and release the start switch to send the next message. In 
any mode the start of any test is begun by depressing and releasing this 
switch. 
2. Z. 4.5 STOP (Momentary Toggle Type Switch) 
Depressing and releasing the stop switch will terminate any message at the 
end of its transmission. In single mode this switch isn't necessary. It will 
not terminate a message prior to end of message. 
Z. 2. 5 WC ERR/NORM Control (Toggle Function Switch) 
This switch is the word count error control and is used for word count error 
checking. In the "ERR" position it will induce a word count error by modifying 
the "WC WORD" word count field. In a write operation this means the number 
of Data words issued and the number of Data words expected (the number 
defined by the word count field) will be in variance. In the NORM position 
there is no alternation of the expected data words. 
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2.2.6 Operational Error Displays 
Two flags to indicate operational errors have been included in the TCU. They 
are illegal OP Code entered (IOC) and word count of zero (W/CO) entered. 
The flags are to allert the operator to errors. 
Z. Z. 6. 1 Illegal OP Code - IOC (LED Bit Display) 
This indicator is lit when an illegal OP Code has been entered by the operator. 
When an illegal OP Code is entered the TCU will operate as if a write command 
had been programmed. The IOC flag will be illuminated but the TCU will 
continue transmitting messages with the "A" word containing the bogus OP 
Code. The responding DIU should set the "OP Code" flag in the returned 
error status word. See figure Z. 1-1. 
Z.2. 6. Z Word Count of 0 - W/C = 0 (LED Bit Display) 
A word count of zero (W/C = 0) is a non-defined operation and should be 
avoided. If W/C=O is entered by the operator this indicator will be lit. 
11
 
2. 3.0 REPLY BUS DISPLAY 
CIU receive data are presented by the "DIU REPLY" led indicators. This section 
consists of a returned 12 bit sync word, data word display (used in read 
operations), error status word and first blank word received flags. A D 
word select control is used to select a specific D-Word to display from the 
message. 
2.3.1 DIU Reply Display (LED Bit Display) 
2.3. 1. 1 Sync - Word (12 LED's) 
This group of IZ LED's display a fixed 6 bit code (111101), 5 bits that 
displays the returned DIU (wired) address, and a parity bit. The odd parity 
is only for the 5 bit DIU address and does not include the 6 bit fixed sync code. 
2. 	3.1.2 D-Word(20 LED's) 
Displays the prefix (WS, Cl and C2),. information (Bits 0 thru 15) and Parity bit. 
2. 3. 1. 3 Error Status - Word (20 LED's) 
The error status word will display returned errors and a DIU DIU transfer
 
flag (bit 0). The "DIU TRANS" indicator will be on for a valid trnasfer.
 
This display includes the prefix bits (WS, Cl and C2), error and flag in­
formation (bits 0-15) and parity bits.
 
2.3.1.4 B-Word (I LED) 
The "B Word" flag indicated that the first word received when the reply bus
 
was activated was a blank word.
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2.3.Z D-Word Select Control (3 Octal Thumbwheel Switches) 
The "D word sel" thumbwheels will determine which "D" word in a data 
stream will be displayed. They are octal switches and are compared with 
the data received to determine the "D" word to be displayed. When the "D 
word sel" and word count are the same "D" word end of message should be 
displayed. This is verified by the bus code prefix bits CI and C2 which 
change from "10" to "01" 
13
 
2.4 RI/RO CONTROL/DISPLAY 
Functions in the RI/RO section of the TCU are similar to those for the CIU 
interface section. Controls are provided to supply the DIU RI interface 
proper inputs to exercise and test the RI function. Controls and Displays 
are provided to verify and test the DIU RO outputs. 
A read RI OP Code of 00011 will present data to the Subsystem/DIU interface 
and is programmed by the DATA IN and ERROR STATUS switches. 
A write RO OP Code of 00111 will command the DIU to supply data to the TCU 
to be displayed by the DATA OUT indicators, 
Z.4.1 Data In Control (20 Bit Switches) 
These switches are the same as "D word" switches in the CIU interface section. 
Parity will be entered automatically either "even" or "odd" as described in 
previous sections. 
Z.4. 2 Error Status Control (8 bit switches) 
These 8 switches provide a simulated sub system error status word. The 
sub system saved error status bits are labeled 12, 13, .14 and 15 to match 
their positions in the DIU error status word (see fig. I,RI/RO and DIU REPLY 
sections). They are programmed manually to simulate errors. Parity is 
not entered automatically and must be determined by the 7 preceeding 
error status switch positions. WS, Cl and CZ bits shall be 111 for proper 
operation. 
2.4.3 Subsystem D Word Select Control (3 Octal Thumbwheel Switches) 
As with "D word" display in the "DIU REPLY" section, "SUB SYS D WORD SEL" 
14 
thumbwheel switches will select the data word, received from the DIU, to be 
displayed. 
2.4.4 Clock Select Control (1 Octal Thumbwheel Switch) 
Selects the RI/RO channel (I of 8) to be tested by the TCU. 
2.4.5 Clock Enable Display (8 LED Displays) 
These leds correspond to the "clock sel" switch. They display which channel 
is to be selected. For proper operation in either Read RI or write RO the 
"clock sel" switch, "A" word channel address switches and "clock enable" 
indicators must agree. 
The information presented to the DIU will be returned to the TCU via the 
reply bus and will be displayed in the "DIU REPLY" display section. Therefore, 
changing bits in the RI/RO section "DATA IN" and "ERROR STATUS", will 
be mapped back into the "DIU REPLY" display section. 
2. 4.6 Reply/No Reply Control (I toggle switch) 
The REPLY/NO REPLY Switch will determine whether the RI/RO section 
will respond to interrogation by a DIU. It is used to check Sub System re­
sponse error condition. This is bit 10 in the returned error status word. 
Z. 4. 7 Data Output Display (20 LED Displays) 
A "WRITE RO" OP Code (00111) will direct the addressed DIU to pass the Data 
written into it, by the TCU, on to the sub system (RI/RO) via the RO line. 
The data will be displayed by the "Data Out" indicators. Changing the "D 
word" bit pattern in the "word select" section will be mapped back into the TCU 
"Data Out" indicators. When the word count has been satisfied, an error 
15
 
status word will be returned to the DIU, and then returned to the TCU "DIU 
REPLY" indicators. 
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2.5 MONITORING FUNCTIONS 
Z.5.1 Digital Multimeter 
A digital multimeter is included in the TCU for the purpose of measuring 
DC volts, AC volts, Resistance, DC Micro Amps and AC Micro Amps. The 
resistance ranges selectable are- lOOn, lKn, IOKri, 100Ki, lMn, 
10 Mx.. Voltage and Micro Amp ranges are: 1, 10, 100 and 1000. A special 
1000 Micro Amp input is required for the last AC or DC Micro Amp range. 
This is a 31/2 digit decimal display. A ZERO control is included on the 
front panel. 
2.5.? System Function Test Points (11 TP's) 
The following listed test points are provided on the front panel. 
SYNC 
NRZ 1 (S-Bus) 
BI HI 
BI -LO 
2 MHZ 
NRZ 2 (R-Bus) 
1 MHZ 
NRZ 3 (RI) 
NRZ 4 (RO) 
4 MHZ REC (RO) 
SS BI 0 OUT 
Z;5.3 Power Supply Test Points (5 Power TP's and 2 Gnd TP's) 
The power test points are for monitoring the power supplies. They are not to 
be used as sources for auxiliary equipment. The supplies have fabled fuses 
located on the rear panel. Power TP's are: +5V, +gVFP, +12V, -12V and 
+28V. 
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2.6 POWER CONTROL 
2. 6. 1 System Power Control/Display (Indicating Switch) 
The "System Power" switch is a push button illuminated switch. The lamp 
is a 5V miniature. To energize the TCU depress and release this switch. 
z. 6. z DIU Power Control (3 position toggle switch) 
This switch controls the output of the power supply in the TCU that provides 
power to the DIU being tested. It is a three position switch and it can be 
changed to test the input voltage requirements of the DIU NORM position 
outputs +28VDC. The HI position provides 3ZVDC and the LO position provides 
ZZVDC. The switch can be changed while the power supply is being loaded by 
the DIU. 
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3. 0 DIU STIMULUS.PANEL (STP) FUNCTIONAL DESCRIPTION 
3.1 INTRODUCTION 
The function of the DIU Stimulus Panel (STP) is to provide all of the Stimuli, 
and loads, required to functionally verify the performance of each of the 
Discrete and Analog channels under test. 
Three separate panels comprise the DIU STP; one each for the Precision 
Analog Source, Analog functions and Discrete functions. Each function panel 
has its control switches and test points bracketed to conform to the functional 
modularity as described in the DIU specification. 
The STP when used in conjunction with the Test Control Unit (TCU) completely 
exercises the DIU under test to the levels set forth in the specification. The 
DIU Acceptance Test Procedure (ATP) outlines the tests to be conducted using 
- this equipment, and identifies the auxiliary test equipment required. 
3. Z DIU ANALOG STIMULUS PANEL/PRECISION POWER SUPPLY 
The purpose of the Analog Stimulus Panel is to completely exercise the 
AI channels of the DIU under test. To ensure proper signal levels are issued 
a precision, programmablelanalog power supply is used for the stimulus 
of each Al channel. 
Al's are selected by 128 toggle switches located on the front panel. The 
switches are Labeled sequentially from 0 through IZ7 corresponding to the 
128 possible AI channels. Additionally, the programming modularity is 
8 groups of 16 switches per group, with the first group being designated 
group 0. Reference should be made to Figures 3.Z-1 and 3. Z-2 for the 
location and operation of each control and test point. 
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To select a particular mode of operation a Stimulus Select switch has been 
incorporated which allows for Normal, Open (isolation and continuity tests), 
+32V (overvoltage tests) and -3ZV (under voltage tests). 
For common mode rejection tests the Stimulus Selector is set to the NORMAL 
position and the Common Mode Switch is set to EXTERNAL, allowing for 
coupling of the common mode signal into the analog source return. An 
external source provides the 400 Hz signal, and is coupled via the COMMON 
MODE INPUTS test points. For all other Al tests the Common Mode switch 
is set to the ground (GND) position. 
To verify channel crosstalk is within limits, bias, or noise, signals are 
injected into one or more channels with the adajacent channels having normal 
analog information. The Al Bias Switch in the external position allows the 
bias to be entered into the selected channels. Crosstalk verification is 
obtained by monitoring the normal channel's D-word display on the TCU 
front panel. It should not be affected by the noise on the adjacent channel. 
For normal At operation the Bias Switch is set to the GND postion. 
AI isolation and continuity tests are accomplished using the CONT/ISOL 
SELECTOR Switch for group (16 channels) selection, then measurements 
between switched and unswitched COMM/CH. GND test points are performed. 
The complete procedure is detailed in the DIU acceptance test procedure,, 
Section 7. Z. 
The remaining test points (AI INPUTS) allow for the verification of proper 
output signal levels using a suitable Digital Voltmeter. 
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3.3 DIU DISCRETE STIMULUS PANEL FUNCTIONAL DESCRIPTION 
3.3. 1 Introduction 
Discrete Inputs (DI's), Discrete Outputs (DO's), and Analog Outputs (AO's) are 
programmed using this panel in conjunction with the TCU. Figure 3. 3-1 
should be used for reference in determining the location and functional setting 
of each control switch and test point. 
3.3.2 Discrete Input (DI) Discussion 
The modularity of the 128 DI's has been defined as being 8 DI words of 16 bits 
(channels) each. Each word has been assigned a group number sequentially 
labeled from 0 through 7. The DIU Acceptance Test Procedure (ATP), section 
5. 1. 5, further delineates the words as being HI LEVEL, LO LEVEL or SINK, 
and when shipped the DIU's had, (1) groups 0, 2, 4 and 6 set as HI LEVELS, 
(2) groups 1 and 3 set as LO LEVELS, (3) groups 5 and 7 as SINK channels. 
Before checking Dl's ensure the Signal Type Switches (STSW's) for even and 
odd groups are set to the correct position for the groups under test. The 
STSW's are labeled HI LEVEL, LO LEVEL and SINK, see Figure 3.3-1. 
Each group is bit (channel) programmable using the CHANNEL SELECT 
SWITCHES (CSSW's) which are the 32 toggle switches, 16 each under the 
DISCRETE INPUTS (EVEN) or (ODD) headings. 
DI isolation testing is accomplished in a manner -similar to that for Al's 
described in the proceeding section, section 3. 2, using both the even and 
odd (return, ground and common) test points. See the DIU ATP section 5. Z 
for the complete procedure. Additionally, the switched return switch (RTSW) 
is set to the open position for the isolation portion of DI testing and is set to 
ground for all other tests. 
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A pulse mode switch has also been incorporated to provide Z msec pulsed 
outputs used to verify the performance of the 2 msec transient supression 
filter on each DIU's DI channel input lines. For all DI tests, excluding filter 
verification, the PULSE/DC switch (PSW) is set to the DC position. 
3.3.3 Discrete Outputs Discussion 
The Discrete Outputs (DO's) channel modularity is essentially the same as 
that of the Dl's discussed in section 3.3. Z with the following exceptions, (1) 
EVEN groups are HIGH level interfaces, and (2) ODD groups are LOW level 
interfaces. Since there is the possibility of modules being swapped around 
in the field the strapping sequence could have been altered, therefore, it is 
extremely important to verify the DO strapping prior to any DO testing. 
Drawing 3339004 shows the output strapping. Loads presented to the DO 
interface have been calculated to provide a maximum load of 50 ma. Since 
loads for 5 volt signal levels would necessarily stress the DO output transistors 
if 32 volts were applied the voltage source switches will select the correct 
loads for the source voltage selected. Then once DO modularity (strapping) 
has been determined be certain the V-supply switch, Figure 3. 3-1, is set to 
the correct position for the DO under test, le, as preset at the factory only 
DO's (EVEN) should have the VS VSW set to 32 V. Either EVEN or ODD can 
be set for +5 V operation without stressing the system. 
DO isolation tests are conducted in a manner similiar to that previously stated 
for AI's and DI's using the ground, common, and channel ground test points 
plus the Return switches. 
Short circuit tests are conducted using the bit (channel) toggle switches located 
in Figure 3.3-1 under the headings Discrete Outputs (EVEN) or (ODD). For 
the short circuit testing the following precautions must be adhered to in order 
to prevent damage to the equipment. 
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WARNING! (1) Switch only one bit (channel) switch to the ground (up) position 
at a time, and always return the switch to the normal (down) 
position prior to shorting the next channel. 
(2) Verify DO module strapping prior to testing. 
To verify DO outputs from the DIU LED indicators are provided for the groups 
being tested. The LED's will be on for all DO "l's" being issued to the inter­
face and off for all 1O1's". In addition the LED's will turn off whenever the 
output channels are grounded during the short circuit tests. 
3.3.4 Analog Output (AO) Discussion 
The four Analog Output (AO) channels, A 0 through A3' are functionally 
exercised by the TCU AOprogranrning used in conjunction with the loads 
provided by the Discrete Stimulus Panel (Discrete STP). Each AO channel 
load is switch programmable to present either the normal 2K ohm resistive 
load, or a short circuit to the AO interface under test. The four swtiches 
are grouped under the Analog Outputs heading on the Discrete STP with the 
test points for each channel directly below the switch. 
The test points are used for monitoring via. a suitable Digital Voltmeter each 
channel during functional testing. For isolation and continuity checks the AO 
return lines are switched open by the returns open/ground switch. All other 
tests require the switch to be set to the ground position. 
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Figure 3.3-1 
4.0 DIU TEST SYSTEM INTERNAL FUNCTIONAL DESCRIPTION 
4. 1 POWER SUPPLIES 
Three power supplies are incorporated into each TCU, two 5 volt supplies, 
+ 15 volt supply and a Z4-50 voLt supply used to power the DIU under test. 
The second 5 volt supply was added due to the complexity of the test set 
and the requirements of the display LED's. Manufacturer specification sheets 
are provided in Figures 4.1-1, 4. 1-2 and 4.1-3 as aids in troubleshooting, 
alignment and replacement of the units. The physical mounting location of the 
power supplies is on the under side of the circuit catd chassis. All internal 
voltages are brought to a terminal block for distribution to the system, and 
external fusing of the supplies is provided. Figure 4. Z-1 shows the locations 
of the fuses and distribution terminal block. 
The Stimulus Panel has three power supplies for logic and limits testing in 
addition to the Precision Analog Source. The manufacturer's data sheets 
for the 3Z volt supplies are shown in Figures 4. 1-4 through 4. 1-7. 
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SPECIFICATIONS 
AC INPUT: 105 to 125VAC, 47 to 6311z (Berets Unit 15% OVERLOAD PROTECTION: Unit is protected from overload 
for 50Hz operation). For wider range & short circuit using the current told­
or 40011z operation, consult the factory. back method. 
DC OUTPUT RATINGS: INPUT FUSING: 2A input fusing is recommended for power 
supply protection.XFMR (2)OUTPUT OUTPUT (1) MAX. OUTPUT 

VOLTAGE CURRENT TERMINALS
 
Al 	 12 V 1.5 A 12 V COOLING: Convection cooled. Moving air is desirable when 
15V 1.3 A 15 V mounted in a confined area. Do not re­
airflow through baseplate for maxi-
A2 12 V 1.5 A 12 V mumratings. 
strict 

15V 1.3A isV 
OPERATING TEMPERATURE: See table belowAS 5V 6A N/A ___________ 	 _____ 
PERCENT OF FULL RATED 
LOAD AT AMBIENT TEMPERATURE(1). Adj. range ± 5% 
(2). See outline drawing 	 +400C +500C 4600 +71C" 
REGULATION: Line ± 0.25%, Load ± 0.25% 	 100% 75% 50% ' 35% 
OUTPUT RIPPLE: 1 mV RMS, 3 mV p to p 	 CONSTRUCTION: All alminum, anodized 
TRANSIENT RESPONSE: 50u sec. for 50% load change. WEIGHT: 8.2 Pounds 
CONNECTIONS FOR VARIOUS VOLTAGES 
BASIC CONFIGURATION 	 OPTIONAL 
OUTPUTS 
Al) +12V to 15V 
A2) -12V to 15V 
AS) 5V floating 
I 
Al +llI7 
A2 +3) 
r + 2V to 15V 
COMMON 
-12V to 15V 
OUTPUTS 
1)-5V 
2)+1.V to 15V 
-1 to 20V 
Al 
AZ 
+ 
+ 
+12V to 115V 
COMMON 
-17V to 20V 
5- -SV 
OPTIONAL OPTIONAL 
OUTPUTS 
1)+24V to 30V 
2)+12V to ISV 
At 
A2 
+ 
+ 
+24V to 30V 
+12V to iSV 
OUTPUTS 
1) +17V to 20V 
2)-12V to 15V 
3)4SV .A2 
Al + 
+ 
" VV-12V 
+17V to 20V 
to 15V 
AS + 
-
+5V 
COMMON 
AS ++5V 
COM.ON 
15092-001 NEVA Figure 4. 1-1 (a) ALL INFORMATION ON THIS MANUAL SUBJECT TO CHANGEWITHOUT PRIOR NOTICE 
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FLgure 4. 1-.1 (c) 
- . TROUBL+ESHOOTING GUIDE 
Check voltage test points shownon schematic 13984 forease of failure determination. 
(Applies toAtorA2) - ... 
FAILURE INDICATION: 
1. 	High Input current, blows fuses. 
2. 	Poor regulation, high output ripple. 
3. 	High output voltage and rlpple,,poor rag-
ulation. 
4. 	Low output voltage with excessive ripple. 
5. 	Excessive unit heating. 
(See schematic) 
Check voltage test points shown on schematic 15033 for ease of failure determination. (Applies to A3) 
CHECK: 
C1 shorted 
CRI-CR4 shorted 
C1 open 
CR1-CR4 open 
Q3 shorted 
possible output overload 
Q1, Q3 shorted 
Q2 open 
C3 leaky 
CR1-CR4 open 
Q4'shorted 
possible output overload 
Improper input frequency or voltage 
possible output overload 
inadequate ventilation 
improper transformer tap connection 
,FAILURE INDICATION: 
1. 'High input current, blows fuses. 
2. 	Poor regulation, high output ripple. 
3., 	 High output voltage and ripple, poor reg-
ulatirm. 
4. 	 Low output voltage with excessive ripple. 
5. 	Excessive unit heating. 
O~r~O)/,L(A)--%FoeO.p 
CHECK: 
C1.C3 shorted
 
CR1-CR4 shorted-

CI-C3 open
 
CRI-CR4 open
 
QZ shorted
 
possible output overload
 
Q1, Q2 shorted
 
Q4 open
 
C5 leaky
 
CR1-CR4 open
 
Q3 shorted
 
possible output overload
 
Improper input frequency or voltage 
possible output overload 
inadquate ventilation 
improper transformer tap connection 
(See schematic) 
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Figure 4. 1-1 (d) 
IOC600
 
imum output voltage by a simple reconnetion-of. COOLING: Convection cooled. Moving air Is desirable when 
the bansformer and filter circuits. Reduce max- mounted in a confined area. Do not restrict 
imum output current 15% for operation at 50Hz. aif ow through baseplate for maximum ratings. 
25V CONNECTION SOVCONNECTION 
MOEL ou ot E u uPERATING TEMPERATURE: See table below: 
103300 12-25 12 Amps. 24-50 6 Amps. 	 PERCENT FULL RATEDO 

OVTC - Max. VDC Max. 	 LOAD AT TEMP. 
10CI00 	 12-25 24 Amps. 24 -50 12 Amps. +40°C *50°C . 60nc ' +710C " 
VDC Max. VUC Max. 
REGULATION: Line ±1% + 50 oV Load ±1% + s0 mV 
iOUTPUT.RIPPLE:25vCONNECTION 300 mV MS CONSTRUCTION: All aluminum, anodized 
50V CONNEC 600 mV RMSTION 
These rippWqvalue may be reduced to 150 mV & EGT MO L1030 7pns30012 rV MSrespetively by addition of the WEGT M 1 7p D
optional ripple reducing kits. -	 MODEL 10C600 32 pounds 
TROUBLESHOOTING GUIDE 
Check voltage test poInts shown on sche­
matic for ease of failure determination. 
FAILURE INDICATION: CHECK: 
- I) High input' curreNblows circuit breaker, output overload or shortt 
CS-CS, CR14-CR17 or TI shorted 
improper 25V/m0V-nterceadncton 
2) High output voltage, no adjustment, no regulation C1i , 04, CR3, CR4, RZ1, C, CR9, CR10 open 
01, 02, Q3,.Q8, CR1 Shorted 
OI IGINA AG.-L 3) Low output yoltage, no adjustment, no regulation Qi, Q2, Q3, Q6, Q7, CR1, RI, R3, R16, R17 open 
Of POOR ALI ! Q4, CR9, CR10,R,21;'t, CR3, CR4, shorted 
4) High ripple or output oscillation 	 C5-C8, CR14-CR17, R11, CI, CR3; CR4 open 
if load Is highly Inductive or of a pulsed nature 
it may be necessary to adjust R11 and C3 for 
optimum stability. 
5) Excessive unit heating 	 improper Input voltage or frequency 
Inadequate ventilation 
improper 25V/50V interconnection 
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OEM SERIES
 
POWER SUPPLY MODULES
 
INSTRUCTION
 
MANUAL
 
acic electronics inc.
 
OCEANSIDE, CALIFORNIA 
Figure 4. 1-4 
INPUT: 	 105-125 VAC, 47-63 Hz (Useable also at 400 Hz;
 
consult factory for derating.)
 
OUTPUT: 	 Voltage is adjustable between limits by externally
 
accessible screwdriver adjustment of a potentiometer,
 
Output is floating; either positive or negative tprminal
 
may be grounded. Current: Zero to full load.
 
Adjustment range: 4-8 Volt Models * .25V
 
10-18 Volt Models t .5V 
20-32 Volt Models ± IV 
Note: Voltage and current are coded by model no. 
Example: 	OEM5N5.7 is a 5 volt supply with
 
a maximum current rating of 5.7
 
amp at 40'C.
 
REGULATION: 	 0.1% + 5 mV NL-FL, ±0.1% t5 mV for 10% input change.
 
RIPPLE: 	 2 mV RMS max., 20 mV P-P max.
 
STABILITY: Typically 10 mV for eight hour period after initial warmup.
 
TEMPERATURE: 0.02% / 0C max.
 
COEFFICIENT
 
OUTPUT: OC-IKHz: 0.001 RL or 0.005 ohm max.
 
IM-PEDANCE IKHz-IOOKHz: 0.005 RL or 0.5 
ohm max. (RL is the rated load)
 
TRANSIENT: Output voltage returns to within regulation limits within
 
RESPONSE 50 psec in response to a 50% load step.
 
REMOTE: Terminals are provided to maintain regulation at the load,
 
SENSING compensating for the DC voltage drop in the load cable.
 
REMOTE: Output voltage may be remotely adjusted over a limited range
 
VOLTAGE by insertion of a variable resistor in the positive sensing line.
 
ADJUSTMENT
 
OVERLOAD: Inherently protected against overload and short circuit by a
 
PROTECTION foldback type characteristic.
 
OVERVOLTAGE: Any model can be furnished with overvoltage protection which
 
PROTECTION crowbars the output in the event of a rise in the output voltage
 
(OPTIONAL) 	 of between I to 2 volts or 10-20% (whichever is larger). This
 
protection circuit is completely independent of the supply.
 
The addition of overvoltage protection does not add to the outline
 
dimensions of the supply.
 
On dual models, overvoltage protection "crowbars" both voltages
 
to near'zero in the event of a rise of one or both of the voltages
 
of 20% or 4 volts (whichever is greater).
 
AMBIENT: Operating; 0 to 710C-

TEMPERATURE Storage: -50 to 850C
 
SPECIFICATIONS- OEM SERIES 
acdc etmctrmmlcu Inc. 
Figure 4. 1-5 
GE-+OUT + 
SENS LOAD 
SENSO COM 
LOAD COWSENS c LOAD 
SINGLE OUTPUT, LOCAL SENSE DUALOUTPUT. LOCAL SENSE 
TO WECUAD 
ADJUSTMEN'T TROTCINTRETSMAy RE ADJUSTEDBy POTENTIOICTERSAUCUSSINLEWFOOIJ 
THE POSITIYE OR IIEGATI YE OUTPUTMANFE GIU0EJOCO A VOLTAGE TRODPSI IVE ARC ,UrTIYE (UJTPIITsARE REFERENCED 
POTENTIOANTERIS ACCESSIRLETIROUOWA HOLE IN 
INE CASE. NEGJLATIIN SMOUlLORE IMEASURED HOLES 'Iq THE 000CRg TIlE POER SUPPLYIS EQUIPPED wITH AUTOMATICAT IVANNAPRIER 
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Figure 4. 1-7 
4.2 MECHANICAL OUTLINE 
The circuits are layed out on wired printed circuit boards with distributLon 
via card edge connectors and point to point chassis wiring. Figure 4. Z-1 
shows the chassis layout for the TCU circuit boards, fuses,and power dis­
tribution terminal block. Rear panel connectors have been deleted since 
they mirror those of the DIU under test. The front panel layout is shown 
in Figure 2. 1-1 and its operation is described in Section 2. 
Cooling air to the TCU is provided by three muffin type fans pushing air 
past the internal circuits with all of the panels in place. It is important 
to ensure the unit is operated with the sides and top in place to avoid over­
heating of components. 
The stimulus panel consists mainly of load resistors, power sources, control 
switches and indicator LED's. It is an open frame structure and any fault 
isolation can be done with the aid of the schematics shown in Appendix A 
since they follow a flow chart arrangement. This is due to the basic switch 
logic implementation. 
For the DI's and DO's three circuit boards are utilized for loads and lamp 
drivers. Figure 4. Z-2 shows the arrangement of these cards behind the 
Discrete Stimulus Panel and the placement of the power sources. Reference 
is made to DWG 3339550, in Appendix A, for components located on each 
card. Figures 4.2-3 and 4. Z-4 show the rear panel layouts for the Discrete 
and Analog Stimulus Panels respectively. 
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4.3 TCU/STP CIRCUIT BLOCK DIAGRAM DESCRIPTIONS 
4.3.1 Introduction 
The block diagram circuit descriptions will be presented by examining the 
system functionally at the P.C. board level. Therefore, each block diagram 
corresponds to a single card starting with card SI, Figure 4.3-1, and pro­
ceeding sequentially through card Sll, Figure 4.3-15. Figure 4.3-16 is a 
block diagram which depicts the operation of the Stimulus Panel. Each 
section and diagram identifies which drawings in Appendix A are to be used 
in conjunction with the block diagrams for troubles hooting the system. 
Using the information contained in the four sections of this report plus the 
schematics in Appendix A, repairs and modifications to the Test System can 
be accomplished with a minimum amount of difficulty by qualified personnel. 
4.3.2 Board S-i - Test Synthesis and Timing (3339510-1, 2) 
The basic timing functions for the Supervisory Bus Interface portion of the 
TCU are generated on this card whose block diagram is shown in Figure 
4.3-1. Since the Sub System (RI/RO) and the Reply Bus Interface sections 
are dependent on DIU transmitted data, their. basic timing differs from that 
presented in this section, and will be covered later. 
The three basic clocks derived from the 16 MHz crystal oscillator are 8 
MHz, 4 MHz and 2 MHz system clocks. The 8 MHz clock is divided into 
clock phase bits by the -.4 bit phase Johnson Counter. Each of the 4 phases 
generated is one fourth the 2 MHz bit time or 125 nano seconds wide (4 MHz 
rate). To avoid glitches when decoding only 3 of the 4 phases are actually 
used, these being OW, OX, and OY. Figure 4. 3-Z shows the basic bit phase 
timing and the bit phase decodes. The Z MHz output clocks the - 20 bit Johnson 
26 
Counter which generates the Z0 bits necessary for system word timing. Each 
bit decoded is 500 nano-seconds wide and a total word time is then 500 x 20, 
or 10000, nano-seconds in duration. Figure 4.3-3 shows the bit counter 
timing and decodes. When the bits and bit phases are mixed in the decoder 
any combination of bit times and bit phase times can be obtained. An example 
would be a parity x phase pulse obtained from the parity bit decode and the 
x phase decode. 
The TCU's power onreset pulse is also generated on this card, and is derived 
from a delayed signal being presented to a one-shot when power is initially 
applied. The RO time constant allows the one-shot to stabilize prior to the 
input triggering the reset pulse. A Low impedance turn off path is used to 
-discharge the capacitor latch and allow rapid recycling of the system power. 
The outputs from the one-shot are buffered on each card to prevent excessive 
loading on the reset circuitry. 
Command type decoding is block decoded from switch inputs to allow for 
op code groupings as shown in Figure 4.3-1. The read and write commands 
plus an illegal op code flag are then decoded. Additionally, illegal op codes 
are combined with the write command, to verify proper DIU Rejection of 
this code. Therefore, the TCU executes an JOG command as if it were a 
write command. 
Front panel test point buffer and a read override (read Auto) function complete 
the signals generated. The read auto function is explained in Section Z. Z.4. Z. 
The inputs to the Read Auto Logic start and stop the count during a read 
operation. This circuitry serves the same function as a I'D" word enable 
during a write operation, that is, counting the number of Words being 
transmitted on the Supervisory Bus. 
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4.3.3 Board S2 - Test Synthesis (Sequence Control) (3339512-1, Z) 
Test programming selected by switches on the TCU front panel is implemented 
with the logic on board SZ, Figure 4. 3-4. When the start test switch has
 
been actuated the next clock pulse (Px) will clock the Clock Control Flip
 
Flop (FF1) initializing the sequency logic. Word frames will then be generated 
for each additional clock pulse word type decode gates then decode the frames 
into "Al' word, "well word, "D" words or "B" words which select the proper 
output multiplexer channels (SA and SB); Sequence control logic determines
 
the types of words 
to be generated and the order of implementation. 
For Write operations the number of blank words between each data word is
 
controlled by the number of Blank Words 
Generator (BWG) and the Associated 
Control Logic. The desired number of blank words 'are set by No. B/W
 
thumbwheel switches on the TCU front panel. The zero "B" wm rds disables
 
the BWG when no blank word spacing is desired. The reset logic provides
 
the automatic resetting for each word cycle.
 
To determine the total length of each test sequence the count control s ection 
must keep track of the program progress. Inputs to the control logic deter­
mine when the count clock pulse is applied to the 16 bit word counter. Word 
count inputs from the word count switches on the front panel set the data field 
length. The word counter is implemented as a down counter and starts at 
the Word Count setting, and counts to zero. When the last word is detected 
by the last word decode logic, "D word prefix bits are properly changed 
during write operations, and a last word strobe is generated to set up sequence 
termination Logic. A strobe generated when the word count goes to zero sets 
up the Auto Reset LogLc and provides the enable for the 8 bit Sequence Rate 
Counter. Once enabled the Sequence Rate Counter puts a number of blank 
words, determined by thumbwheeL inputs, between each sequence frame. 
This spacing will allow for Late data being returned from the DIU under test. 
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When the Sequence Rate count goes to zero the entire sequence control 
logic is reset. If the SINGLE/CONT. switch is set to CONT. the program 
repeats automatically. A simplified timing diagram depicting the basic 
timing functions is presented in Figure 4.3-5 for use as an aid in following 
the sequencer logic. 
4.3.4 Board S3 - Supervisory Bus Interface (3339514-1, 2) 
The block diagram of Figure 4. 3-6 shows the data to be transmitted on the 
Supervisory Bus ("S" Bus), to the DIU under test, Data are entered into the Word 
Multiplexer via the word bits switches on the TCU front panel. Mux Select 
control lines explained in the previous section, 4.3.3, select the order in 
which the words are to be transmitted. The timing diagram of Figure 4. 3-5 
depicts a typical sequence. 
From the multiplexer the Data are loaded broadside into the output shift 
register, on a command by the control logic. Once resident in the register 
the bits are shifted out serially to the NRZ to Bi-phase converter, then pre­
sented to the transmitter for transmission on the t"S" Bus. The NRZ serial 
data are converted to Bi-phase by combining the data with the Z MHZ system 
clock in an exclusive-OR gate. Encoding glitches are removed by clocking 
the resulting Bi-phase information through a flip-fLop with the 4 MHz system 
clock, Figure 4.3-1. The transmitter circuitry employs a pair of push-pull 
transistors with Baker Clamp diodes to prevent saturation, and a center-tapped 
output transformer. 
Parity Generators are utilized to program the parity bit attached to the end 
of each word transmitted, excluding the Blank Word. A provision for inserting 
parity errors has been incorporated by exclusive OR-ing the parity switch 
inputs with the outputs from the parity generators. 
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Inverters used to convert thumbwheel negative logic inputs into postive logic 
signals are included on this card. The remaining circuitry, self test logic, 
was employed to test the Sub System circuits of TCU number 2 during 
construction. 
4.3.5 Board S4 - Reply Bus Interface 1 (3339516-1, 2) 
The block diagram for Reply Bus Interface I is shown in Figure 4. 3-7. 
Inputs from the Reply Bus are serially shifted into the Input Register then 
parallel loaded into the appropriate display registers. Since the sync word 
doesn't contain a full 20 bits of information it is treated separately. The 
first 12 bits shifted into the Input Register are loaded into the Sync Word 
Display Register, then a strobe is generated (CTR-CLK) to reset the Reply 
logic for normal 20 bit words. A Blank word decode ("B" word) pulse is 
generated to reset the Reply timing Control logic during Blank word trans­
missions on the Reply Bus to ensure proper sync is maintained. Once 
resident in the display registers the outputs are displayed on the TCU front 
panel LED's. Buffer circuits are employed to reduce loading on the display 
registers output transistors these buffer/inverter boards are mounted in a 
separate fixture shown in Figure 4.2-1. The signals buffered by each card 
are labeled on this diagram. 
4.3.6 Board S5 - Reply Bus Interface 2 (3339518-1, Z) 
Figure 4.3-8 depicts the block diagram for Reply Bus Interface Z. The 
basic timing for the Reply section of the TCU, exclusive of the timing for 
the Sync Word, is generated on this board. A 20 bit Johnson Counter identical 
to the one shown in Figures 4.3-1 and 4.3-3 is employed to generate the basic 
bit timing sequences. Counter control logic controls the count during the 
Sync Word time frame and reset it after the first 12 bits have been received. 
Instead of three bit phases running at a 4 M1VHz rate as was the case previously., 
the 2 MHz clock is combined with the outputs of the bit counter to obtain the 
bit decodes. This allows 2 bit phases per bit time. 
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To be able to select "D" words on an individual basis a 'D" word counter 
and I'D" word select comparator are employed. The I'D" word Counter 
looks for data words in-the received information and counts each one received. 
This count is broadside loaded into a comparator and weighed against data 
presented via "D" word select thumbwheeL switches. When the count matches 
the thunmbwheel setting a Display Strobe (RBI-DISP) is generated to load the 
display register. To ensure only "D" words are counted the control logic 
examines the prefix bits of each word allowing only "D" words to be counted. 
Once the desired word has been found the control logic resets the "D" word 
Counter to zero. 
Additionally, the sync word enable clock pulse (sync set) is activated by the 
Bus Active Signal generated by the receiver circuitry. Undesirable trans­
miter turn on characteristics are avoided by disabling the 2 MHz clock to 
the Sync Word count Control logic, Figure 4.3-7, until transients have sub­
sided. An additional circuit provides for the detection and display of the 
first blank word received on the Reply Bus after the Sync word. If the word 
following the Sync word is a Blank word the "B" word display LED (single 
LED) is illuminated on the TCU front panel. If a data word precedes the first 
Blank word the LED stays off. In any event the Blank word Display Logic 
is reset at the end of each DIU transmission. 
4.3.7 Board S6 - Sub System Synthesis 1 (3339520-1, 2) 
Sub System Synthesis 1 block diagram is shown in Figure 4.3-9. Clock 
synchronization is implemented with the phase-locked loop circuitry. The 
2 MHz recovered clock and the loop generated Z MHz clock are supplied to 
a phase comparator. This circuit generates an error signal proportional 
to the phase difference between the two clocks. The charge pump in concert 
with the amplifier inverts one of input wave forms from the phase detector 
and translates the voltage levels before they are applied to the loop filter. 
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Figure 4. 3-9
 
Therefore, the output of the amplifier will "pump up" to raise the VCO 
frequency and "pump down" to Lower the frequency. The tow-pass filter 
controls the fundamental loop characteristics such as signal capture range, 
loop bandwidth, capture time, and transient response. The VCO frequency 
is set to lock at 8 MHz which is then used as the System 8 MHz clock. At- 4 
counter in the feedback loop reduces the 8 MHz to the internal 2 MHz clock, 
which is compared to the recovered clock. 
A -t- 4 bit phase counter and a t Z0 bit counter, essentially the same as those 
shown in Figure 4. 3-1,4. 3-2, and 4.3-3, provide the timing signals for the 
Sub System timing decode signals. The 20 bit counter is reset to a different 
state (all zero's) than is shown in Figure 4.3-3, but the decodes will only be 
shifted by one bit time. The clock generator is a binary counter that reduces 
the 8 MHz to the needed 4 MHz and 2 MHz system clocks. 
The Data Out word counter, Data Out word select comparator, and the 
associated control, reset, logic is the-same as that described in Section 
4.3. 6 and shown in Figure 4.3-8. The difference being that the data is 
being presented to a sub system from the DIU under test instead of being 
supplied to the CIU interface (Reply bus). 
Circuitry to invert the RO clock select thumbwheel inputs and to define the 
proper op code is provided. The thumbwheel inputs are converted to true 
logic and the op codes are later combined to give a clock/select enable 
s ignal. 
4.3.8 Board S7 - Sub System Synthesis 2 (3339522-1, Z) 
Figure4. 3-10 shows the block diagram of Sub System Synthesis 2 Logic board. 
The logic contained on this card performs essentially the same function as 
board S2, Section 4.3.3. Transmit synthesis logic provides the correct word 
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DWD and E/S) aresequences to be transmitted. These word frames (BWD, 

supplied to the mux select gates which in turn controls the output multiplexer
 
done in Section 4.3. 3 word generatorchannel selection. As was a bank 
each Dataenables a variable number of blank words to be inserted between 
Inword. The zero "B" word (E BWD) signal generated on this card is fed 
back to card SZ, and its purpose is explained in that section. 
The word counter, reset/load logic, and decode circuits are essentially the 
same as those explained in Section 4.3.3 and shown in Figure 4. 3-4. To 
initiate sub system activity the correct Ri/nO prefix bits are decoded from 
the word count word along with the correct op code contained in the "A" 
word. Data In parity bit is generated in the same manner as described for 
Error Status parity is set manually.the command words. 
4.3.9 Board S8 - Sub System Synthesis 3 (33395Z4-1, 2) 
The block diagram shown in Figure 4.3-11 shows the logic circuitry contained 
on board SB-Sub System Synthesis 3. The serial output data/word multiplexer 
logic is the same as that discussed in Section 4.3.4 and shown in Figure 
4.3-6.
 
The Z0 bit input register accepts the data from the RI/RO bus receiver then 
outputs this data in parallel for bus code prefix identification, blank word 
sync strobe (Blank Word) generation, and Data Out Display. The Blank Word 
Decoder and the Data Out Display circuits have been described in Section 
4.3.5 and shown in Figure 4.3-7. The timing pulses and resets are different 
due to the nature of the Sub System Interface requirements. 
section through the receiver outputs the circuitry is thecomparator 
4.3.10 Board S9a ­ kO Clock Receiver (3339526-1) 
The RO clock Receiver block diagram is shown in Figure 4.3-12. From the 
same 
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as the bus receivers. Section 4. 3. 11 describes the bus receiver operation 
which is shown in Figure 4.3-13. The 8 RO clock lines are connected to 
an input filter which is the same configuration as that used for all of the bus 
receivers, but it's cutoff frequency has been raised to accept the 4 MHz 
clock. The only significant addition to the receiver is the addition of an 
input multiplexer. The mux select signals are derived from clock select 
thumbwheel inputs, to select the appropriate channel as defined in the "A" 
word. 
4.3. 11 RI/RO Bus Receiver (33395Z6-2) 
The bus receiver accepts continuous bL-phase data from the DIU Interface 
bus and performs bi-phase to NRZ conversion using pulse integration techniques. 
The block diagram is shown in Figure 4.3-13. 
The front end of the receiver consists of an isolation transformer and a 
raised-cosine input filter. The filter provides 6 db attenuation at twice 
the bit rate, and is optimized for minimum intersymbol interference for 
bi-phase data. 
The filter output is supplied to a voltage comparator, which is biased at 
approximately 250 mv. Voltage feedback is included to provide approximately 
5 mv. of hysteresis at the comparator reference input. The hysteresis pre­
vents oscillation at the comparator output due to slow rise times at the fiiter 
output. 
The comparator output is buffered for a front panel test point, and also 
supplied to two integrators, a bus-active detector, and the clock generator 
delay circuits. 
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The outputs of the "One's" integrator and "Zero's" integrator supply set and 
reset signals to the NRZ latch. The Bus Active detector sets the NRZ Latch 
to a "One's" condition and discharges the "Zero's" integrator when the 
RI/RO bus is inactive. 
The comparator output is also supplied to two 1/4 bit delay circuits to 
synchronize the clock and data outputs. The outputs of the Clock latch and 
the NRZ latch are Exclusive OR'ed to generate the Receive clock. The NRZ 
latch is buffered for a front panel test point and the Receive Data signal. 
4.3. 12 Board S10 - RI Transmit Logic (3339528) 
Figure 4.3-14 shows the RI transmit logic block diagram. The 8 transmitters 
and the NRZ to BI-phase converter are identical to those described in Section 
4.3.4 and shown in Figure 4.3-6. The transmit control logic and control 
gates are used to start and stop the transmitter at the correct times. Included 
in the control logic is a provision for inhibiting the transmitters when no 
sub system reply is desired. To avoid premature transmitter turn-on an 
enable delay flip-flop has also been incorporated using the BUS ACTIVE 
signal as its data input. 
4.3.13 Board S11 - Signal Conversion (3339530-1, 2) 
The block diagram of the Signal Conversion board is shown in Figure 4.3-15. 
The "B1' side of this board contains the Reply Bus Receiver whose operation 
is explained in Section 4. 3.11 and shown in Figure 4. 3-13. The "D" word 
inverters interface the thurnbwheel inputs to the Data Out comparatqr inputs, 
Figure 4.3-9. 
The sub system clock decoder is a 3 line to 8 line decoder used to select the 
RO clock displayed on the TCU front panel. The clock select enable is derived 
from the "A" word op codes for RI/RO instructions. 
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A DIU power pieregulator circuit has been incorporated to allow over voltage 
and under voltage source testing of the DIU under test. The TCU front panel 
power select switch is used to select the desired voltage level while the 
preregulator minimizes the transients presented to the DIU during switch 
setting changes. 
4.3. 14 DIU Stimulus Panel (3339550, 3339580) 
The block diagram of the DIU Stimulus Panel is shown in Figure 4.3-16. 
Section 3 of this report details the operation of the Stimulus Panel and should 
be consulted if any troubleshooting is necessary. The drawings in Appendix 
A, the discussion in Section 3, and this block diagram should allow for 
effective troubleshooting. 
switch selectable programming is shown forA simplified drawing of typical 
The switches show the various programthe DI Stimulus and Control group. 
postions called out in Section 3. 3. 
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